


INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁵ : H01L 27/01, 27/13, 27/12	A1	(11) International Publication Number: WO 92/06497 (43) International Publication Date: 16 April 1992 (16.04.92)
(21) International Application Number: PCT/US91/07335 (22) International Filing Date: 2 October 1991 (02.10.91) (30) Priority data: 593,423 5 October 1990 (05.10.90) US (71) Applicant: GENERAL ELECTRIC COMPANY [US/US]; 1 River Road, Schenectady, NY 12345 (US). (72) Inventors: WEI, Ching-Yeu ; 1416 Rosehill Boulevard, Schenectady, NY 12309 (US). POSSIN, George, Edward ; 2361 Algonquin Road, Schenectady, NY 12309 (US). KWASNICK, Robert, Forrest ; 1021 Millington Road, Schenectady, NY 12309 (US).		(74) Agents: STECKLER, Henry, I.; Counsel, International Patent Operation, General Electric Company, 1285 Boston Avenue, Building 23CW, Bridgeport, CT 06602 (US) et al. (81) Designated States: DE, GB, JP. Published <i>With international search report.</i>

(54) Title: POSITIVE CONTROL OF THE SOURCE/DRAIN-GATE OVERLAP IN SELF-ALIGNED TFTS VIA A TOP HAT GATE ELECTRODE CONFIGURATION



(57) Abstract

Positive control over the length of the overlap between the gate electrode (18) and the source and drain electrodes (36) in a thin film transistor is provided by a gate conductor layer (18) comprising two different conductors (14, 16) having differing etching characteristics. As part of the gate conductor pattern definition process, both gate conductors (14, 16) are etched to expose the underlying material (12) and the upper gate conductor layer (16) is etched back to expose the first gate conductor layer (14) in accordance with the desired overlap between the gate electrode (18) and the source and drain electrodes (36). Thereafter, the remainder of the device is fabricated with the source and drain electrodes (36) self-aligned with respect to the second gate conductor layer (14) using a planarization and non-selective etch method.

POSITIVE CONTROL OF THE SOURCE/DRAIN-GATE
OVERLAP IN SELF-ALIGNED TFTS VIA A TOP
HAT GATE ELECTRODE CONFIGURATION

5

Related Applications

The present application is related to Application Serial No. (RD-19,511), filed , entitled, "Thin Film Transistor Structure With Improved Source/Drain
10 Contacts", by R.F. Kwasnick, et al.; Application Serial No. (RD-19,584), filed , entitled "Device Self-Alignment by Propagation of a Reference Structure's Topography", by C-Y Wei, et al.; Application Serial
15 No. (RD-19,810), filed , entitled, "Thin Film Transistor Having an Improved Gate Structure and Gate Coverage by the Gate Dielectric" by R.F. Kwasnick, et al.; Application Serial No. (RD-19,892), filed , entitled "Four Mask Process for Self-Aligned TFT
20 Fabrication", by G.E. Possin; Application Serial No. 07/510,767, filed April 17, 1990, entitled "Method for Photolithographically Forming a Self-Aligned Mask Using Back Side Exposure and a Non-Specular Reflecting Layer", by G.E. Possin, et al.; and Application Serial No. 07/499,733, filed March 21, 1990, entitled "Method for Fabricating a Self-
25 Aligned Thin-Film Transistor Utilizing Planarization and Back-Side Photoresist Exposure", by G.E. Possin, et al., filed March 21, 1990, each of which is incorporated herein by reference.

30

Background of the Invention

Field of the Invention

The present invention relates to the field of fabrication techniques for thin film transistors, and more particularly to techniques for self-aligned fabrication of
35 thin film transistors.

Background Information

Thin film transistors (TFTs) are employed in liquid crystal displays and imagers to control or sense the state of each pixel of the display or image. At present, such thin film transistors are typically fabricated from amorphous silicon. In such display or sensor systems, system operating characteristics are optimized by making each cell or pixel have substantially identical operating characteristics. These operating characteristics include switching speed, capacitive loading of drive and sense lines, the gain of transistors and so forth.

One of the processing problems which causes variation in the characteristics of different cells within such structures is the inability to accurately align the position of a mask which defines the source and drain electrodes of thin film transistors in a manner which ensures that the source/drain electrodes are accurately aligned with respect to the gate electrodes. Misalignment results in an increase in the overlap between the gate electrode and either the source electrode or the drain electrode with a corresponding decrease in the overlap between the gate and the other of them. Since the capacitances between the gate electrode and the source or drain electrodes are direct functions of the overlap between them, such a change in overlap produces a change in device's capacitances and consequently, switching speed and loading of other circuits. The possibility of misalignment requires that the size of the gate metal be increased to ensure that all devices have acceptable overlap between the gate and the source and drain. This increases the device size and hence the total capacitance per device. The device capacitance is important because it controls the charging time of the gate electrodes, the capacitive coupling between the gate and the source and drain nodes, and the noise introduced by the defects in the

amorphous silicon or at the amorphous silicon/dielectric interface. Consequently, there is a desire to provide self-alignment between the source and drain electrodes and the gate electrode in order to maintain a fixed, predictable overlap between the gate electrode and each of the source and drain electrodes across an entire wafer.

A variety of self-alignment techniques have been proposed or developed. The above-identified related applications Serial No. 07/499,733 and 07/510,767 each disclose techniques for obtaining self-alignment between the gate electrode and the source and drain electrodes through the use of through-the-substrate exposure of photoresist. Such processes result in specific gate-to-source and gate-to-drain overlaps which are peculiar to those techniques and the particular manner in which they are carried out. Those overlaps may be smaller or larger than optimum. Such a through-the-substrate exposure technique is not suitable where the semiconductor itself or another device layer would absorb the light needed to expose the photoresist. Consequently, there is a need for other self-alignment techniques for thin film transistors.

Related Application Serial No. (RD-19,584) solves these problems by employing mechanical propagation of topographical features of a lower, reference layer, upward through subsequently deposited layers of the structure, including a support layer. A subordinate layer (source/drain metallization) is deposited on the support layer and may be either conformal or not conformal. If necessary, a planarization layer is formed over the subordinate layer to provide a planar upper surface for the structure. Material is then removed from the upper surface in a non-selective, uniform manner until the source/drain metallization becomes exposed in an aperture which is thereby created in the planarization layer in alignment with the underlying reference layer pattern. The exposed portion of

the subordinate layer is then selectively etched to expose the support layer. Alternatively, the planarization etch could be continued until the support layer was exposed, but that would result in thinner source and drain electrodes. Other portions of the subordinate layer are then patterned, if necessary and the fabrication of the device completed. The result is a device in which the overlap of the subordinate layer over the reference pattern in the vicinity of the aperture in the subordinate layer is self-aligned with respect to the reference layer pattern.

The technique of application Serial No. _____ (RD-19,584) can provide a very short overlap between the gate electrode and the source and drain electrodes. In particular, an overlap of less than 0.5 μm is achievable. Such a small overlap is desirable from the point of view of minimizing overlap capacitance and capacitance induced noise. Unfortunately, it is found experimentally that there is a minimum overlap between the gate and the source and drain electrodes below which the saturation drain current of a TFT degrades significantly. While the minimum length of this overlap for good device operating characteristics may vary with different semiconductor materials and other variations in the device structure, it would be desirable to have a technique for positively controlling the amount of overlap between the gate electrode and the source and drain electrodes in a self-aligned TFT structure.

Objects of the Invention

Accordingly, a primary object of the present invention is to provide a technique for positively controlling the length of the overlap between the gate electrode and the source and drain electrodes in a self-aligned thin film transistor.

Another object of the present invention is to increase the versatility of the self-alignment technique

disclosed in related application Serial No. _____ (RD-19,584).

Another object of the present invention is to provide a self-alignment method which is applicable to opaque
5 substrates.

Summary of the Invention

The above and other objects which will become apparent from the specification as a whole, including the
10 drawings, are accomplished in accordance with the present invention by fabricating the gate electrode as two separate layers of different conductors; patterning the entire gate electrode to the desired gate electrode pattern and subsequently etching the second layer of the gate electrode
15 conductor back from the edges of the first level gate electrode conductor in a self-aligned manner whereby positive control of the degree of setback of the tapered edge of the upper layer (thick) gate conductor material from the lower layer (thin) conductor material is provided while retaining
20 self-alignment. In this manner, a self-aligned process which relies on propagation of the topography of the gate electrode through subsequently deposited layers of the structure provides gate-to-source and gate-to-drain electrode overlaps which are controlled by the setback of the second gate
25 conductor layer with respect to the first gate conductor layer in addition to the setback produced by the slope of the tapered second gate conductor layer.

In accordance with one embodiment of the invention, the first and second gate conductor layers are sequentially
30 deposited on a substrate in the same vacuum pumpdown, the gate conductor is photomasked and etched to expose the substrate in the areas where the gate conductor is not desired. Thereafter, the second gate conductor layer is etched back from the edge of the first conductor layer using
35 the same gate mask and an etchant to which the first gate

conductor layer is substantially immune and with a technique which tapers the second gate conductor layer to provide lateral edges on that layer which are suitable for the deposition of conformal layers thereover. Thereafter, substantially conformal gate dielectric and semiconductor layers are deposited on the structure followed by patterning of the semiconductor layers and then deposition of source/drain metallization which may be conformal or non-conformal. Where the source/drain metallization does not exhibit a planar upper surface, a planarization layer is deposited on top of the source/drain metallization to provide a planar upper surface for the device structure. The device structure is then etched in a non-selective manner until the source/drain metallization is exposed in alignment with the raised (thick) portion of the gate electrode pattern. The exposed portion of the source/drain metallization is then selectively etched to expose the n^+ amorphous silicon which is then removed. Thereafter, back channel passivation may be provided on the upper surface of the structure to minimize the effect of external conditions on the operating characteristics of the device.

The resulting semiconductor device has a setback or top hat gate conductor configuration in which the effective electrical gate width is that of the thin, lower, wider gate conductor layer while the configuration of the thicker, upper, narrower gate conductor layer controls the self-alignment of the source and drain electrodes with respect to the gate electrode and thus the overlap between the source and drain electrodes and the gate electrode.

30

Brief Description of the Drawings

The subject matter which is regarded as the invention is particularly pointed out and distinctly claimed in the concluding portion of the specification. The invention, however, both as to organization and method of

35

practice, together with further objects and advantages thereof, may best be understood by reference to the following description taken in connection with the accompanying drawings in which:

5 Figures 1-14 illustrate successive stages in the fabrication of a thin film transistor in accordance with the present invention;

10 Figure 1 is a perspective, partially cross section view of a substrate having an unpatterned reference layer disposed thereon;

 Figure 2 is a perspective, partially cross section view of the Figure 1 structure having a patterned layer of photoresist disposed thereon;

15 Figure 3 is a perspective, partially cross section view of the Figure 2 structure following etching of an upper gate conductor layer;

 Figure 4 is a perspective, partially cross section view of the Figure 3 structure following etching of a lower gate conductor layer;

20 Figure 5 is a perspective, partially cross section view the structure following etch back of the upper layer of the gate conductor from the edge of the lower gate conductor;

25 Figure 6 is a perspective, partially cross-section view of the Figure 5 structure following stripping of the retained photoresist;

 Figure 7 is a perspective, partially cross-section view of the Figure 6 structure following the deposition of a gate insulator thereover;

30 Figure 8 is a perspective, partially cross-section view of the structure following the deposition of two layers of semiconductor material;

 Figure 9 is a perspective, partially cross-section view of the Figure 8 structure after patterning of the layers of semiconductor material;

Figure 10 is a perspective, partially cross-section view of the structure following the deposition of two layers of source/drain metallization;

5 Figure 11 is a perspective, partially cross-section view of the structure following completion of the structure through the formation of a substantially planar surface;

Figure 12 is a plan view of a portion of the structure;

10 Figure 13 is a perspective, partially cross-section view of the structure following uniform removal of enough material from the structure to expose the support layer within an aperture in the subordinate layer;

Figure 14 is a perspective, partially cross-section view of the Figure 13 structure following etching of the
15 support layer in the self-aligned openings in the subordinate layer; and

Figure 15 is a perspective, partially cross-section view of the structure following formation of a passivation layer over the structure.

20

Detailed Description

In accordance with one embodiment of the present invention, an amorphous silicon thin film (TFT) field effect transistor (FET) may be fabricated. Various stages in the
25 fabrication of such a device in accordance with the present invention are illustrated in Figures 1-14.

In Figure 1, a substrate 12 has a uniform reference layer 18 disposed thereon. Reference layer 18 comprises first and second sublayers 14 and 16. For fabrication of a
30 thin film transistor, the layer 18 constitutes the gate conductor while the substrate 12 constitutes a larger structure on which the transistor is to be disposed. In many applications such as liquid crystal displays and imagers, it is desirable that the substrate 12 be transparent, however,
35 transparency of the substrate is unimportant to the present

process and thus, is a matter of design choice in accordance with the intended use of the thin film transistor to be fabricated. Typical transparent substrate materials are glass, quartz and appropriate plastics.

5 The gate conductor sublayers 14 and 16 are deposited on the substrate in sequence by any appropriate technique such as sputtering, chemical vapor deposition, thermal evaporation and so forth. This gate conductor is comprised of two layers of different metals such as a first
10 layer of titanium disposed in contact with the substrate with a layer of molybdenum or aluminum (referred to as Mo/Ti and Al/Ti metallization, respectively) disposed thereover or a layer of chromium disposed on a substrate with a layer of molybdenum disposed thereover (Mo/Cr metallization). As a
15 further alternative, the first sublayer of the gate conductor may be a transparent conductor material such as indium tin oxide or other transparent conductors. We prefer to use Mo/Cr.

 The gate electrode is typically deposited to a
20 thickness of 1,000Å to 10,000Å, depending on the sheet resistivity required for the gate electrode structure and the vertical height of the top hat gate required to achieve good self-alignment. With a Mo/Cr gate conductor, the Cr is preferably 100 to 500 Å thick and the Mo is preferably 1000
25 to 10,000 Å thick

 The Figure 1 structure is then photomasked to provide a mask pattern corresponding to the desired gate conductor configuration as shown in Figure 2. The upper surface of the second conductor 16 is exposed in the window
30 22 where the photoresist 20 has not been retained. Next, the structure is dry etched preferably using reactive ion etching to pattern the upper conductor layer 16 in accordance with the retained photoresist pattern. To do this, the wafer is mounted in a reactive ion etching apparatus which is then
35 purged and evacuated in accordance with normal reactive ion

etching procedures. A source gas flow preferably of 37.5 sccm (standard cubic centimeters per minute) of sulphur hexafluoride (SF_6), 6.5 sccm of Cl_2 and 16 sccm of O_2 is established, introduced into the etching chamber at a pressure of 65 mtorr and reactive ion etching potentials are applied to etch the molybdenum in the windows 22. This etching is preferably carried out until all the molybdenum is removed in center of the windows and is allowed to proceed for 40 seconds more of overetching to ensure that all of the molybdenum is removed from within the originally defined windows 22'. This molybdenum etching step is preferably carried out at a power of 200 watts.

Following this etching step, the structure appears as illustrated in Figure 3. It will be noted, that the second conductor (molybdenum) has been removed from the structure everywhere outside the region which was initially protected by the retained portion of the photoresist 20. The original edges of the retained photoresist are indicated by the dash lines marked 22', but the photoresist has been etched back from that original edge as the etching of the molybdenum has proceeded. This results in the substantially 45° slope to the side walls of the molybdenum as illustrated in Figure 3.

A tapered gate electrode of this type may be provided in a variety of other ways well known in the art including reliance on the erosion of the photoresist during etching of the gate conductor where reactive ion etching (RIE) is employed or an isotropic wet etch may be employed which undercuts the resist during etching of the unprotected portion of the gate conductor.

Such a slope is provided in RIE, in part because when the photoresist is baked after patterning to toughen it prior to RIE etching, the photoresist slumps with the result that its thickness tapers from small or zero at the edge of a photoresist region upward to the central thickness of the

photoresist over a finite distance. During reactive ion etching, the photoresist erodes as the gate conductor is etched with the result that a taper is produced on the retained portion of the gate conductor.

5 Next, the etching gas is preferably changed to 70 sccm of Cl_2 and 30 sccm of O_2 at a pressure of 100 mtorr to remove the exposed chromium. This etch is preferably continued until all the exposed chromium appears to have been removed and is then continued for an additional 60 seconds to
10 ensure complete removal of the exposed chromium. The degree of overetching which should be employed depends on the substrate composition and the relative etch rates of the first conductor 14 and the substrate in the etching composition employed. This etching step is preferably
15 carried out at a power of 300 watts. Following this step, the structure appears as illustrated in Figure 4.

 Next, the molybdenum upper layer of the gate conductor is etched back to expose a desired width of the first gate conductor layer. This may be done with the RIE
20 using the same source gases as for the initial etching of the molybdenum, provided that that etchant does not excessively etch the now exposed portion of the substrate where the chromium has been removed.

 The retained photoresist is then removed to leave
25 the structure illustrated in Figure 6.

 Next, a gate dielectric layer 28 is deposited over the entire structure preferably by chemical vapor deposition or some other process which is known to produce a high integrity dielectric. This gate dielectric is preferably be
30 silicon nitride but may be silicon dioxide or other dielectrics and is about 1,000 to 4000Å thick. The chromium gate conductor layer 14 is sufficiently thin (10 to 1000Å) and the sidewall of the molybdenum gate conductor layer 16 is sufficiently vertically inwardly tapered or sloped that a
35 high integrity conformal dielectric layer results.

This deposition of gate dielectric on the upper surface of the structure is done in a conformal manner whereby the raised configuration of the patterned gate electrode extends to the upper surface of that gate dielectric layer, that is, the surface topography is essentially unchanged as shown in Figure 7.

Thereafter, in the fabrication of a typical silicon thin film transistor, a layer 30 of intrinsic amorphous silicon is deposited on the gate dielectric layer in a conformal manner. This intrinsic amorphous silicon layer typically has a thickness on the order of 2,000Å. A thinner layer 32 (about 500Å) of doped (typically phosphorous doped, that is n⁺) amorphous silicon is then deposited on the intrinsic amorphous silicon in a conformal manner to provide the structure illustrated in Figure 8.

The dielectric layer, the intrinsic amorphous silicon and the doped amorphous silicon may all be deposited in the same deposition chamber without breaking the vacuum. Where that is done, we prefer to stop the plasma discharge in the deposition chamber after the completion of the deposition of a particular layer until after the proper gas composition for the deposition the next layer has been established. We then re-establish the plasma discharge to deposit that new layer. Alternatively, the two silicon depositions may be done in different chambers.

At this stage, the silicon layers may be patterned photolithographically to restrict them to the part of the structure where the silicon is needed, as shown in Figure 9.

Thereafter, the source/drain metallization is deposited over the structure in a conformal manner. In accordance with Application Serial No. (RD-19,511), entitled, "Thin Film Transistor Structure With Improved Source/Drain Contacts", this source/drain metallization is preferably a two layer molybdenum on chromium (Mo/Cr) metallization in which the Cr is 100 to 1000Å thick and the

molybdenum is 1000 to 10,000Å thick, as shown in Figure 10. Alternatively, this metallization may be a single metal such as molybdenum, chromium or tungsten.

A planarization layer 40 (which may be photoresist) is then formed over the entire structure to provide a substantially planar upper surface 42 of the structure as shown in Figure 11.

In this manner, the topology of the patterned gate conductor is propagated upward through the various layers, at least through the support layer (the n^+ doped amorphous silicon in this example) on which the source/drain metallization is disposed. That propagation of topography could be terminated by the source/drain metallization itself, but is at this time preferably terminated by a separate planarization layer because common metallization deposition processes are substantially conformal in nature and making the source/drain metallization conformal enables the final source and drain electrodes to be thicker.

The entire structure is then etched back in a non-selective manner by a planarization reactive ion etch. This planarization etch is preferably stopped once the molybdenum over the gate electrode has been exposed. That exposed molybdenum is then selectively etched with the remaining portion of the planarization layer serving as the etching mask to restrict that etching to the molybdenum which is over the gate electrode. This is followed by etching the now exposed chromium. As illustrated in Figure 12, a self-aligned overlap between the source and drain electrodes and the gate electrode is produced. Alternatively, the planarization etch may be continued until the chromium layer of the source/drain metallization has been exposed. That exposed chromium 34 is then selectively etched to expose the doped silicon 32. As a still further alternative, the planarization etch can be continued until the doped silicon becomes exposed,

At this stage, the exposed doped silicon is removed by etching to leave only intrinsic silicon between the source and drain electrodes. This normally involves the removal of some, but not all of the intrinsic amorphous silicon in order to ensure that all of the doped amorphous silicon has been removed.

A key consideration is that the source/drain gap in the circle 60 in the top down view in Figure 13 is disposed in proper alignment with the underlying gate electrode 18. Since the source/drain gap is defined by the self-aligned planarization method just described, control of the size of the source/drain gap and its location is independent of the alignment of the etching mask 52 which controls the pattern and location of the other portions of the boundary of the retained source/drain metallization.

If the silicon was not patterned previously it is usually necessary to remove excess silicon exposed after the removal of the source/drain metal. This etch is done with the source/drain mask still in place in order to protect the exposed silicon in the channel region.

The source and drain metallization is then patterned to provide the various desired segments of the source and drain metallization which connect to various devices and interconnect devices in a manner which is appropriate to the structure being fabricated. The etching of the pattern of the source/drain metallization may preferably be done in two stages using RIE with the appropriate source gases discussed above or it may be done by wet etching or other means. This yields the structure illustrated in Figure 14.

Thereafter, a passivation layer 48 may be deposited on the upper surface of the structure as shown in Figure 15. This passivation layer is known as a back channel passivation layer since its purpose is to passivate the back or the away-from-the-gate-metallization surface of the silicon to

maximize the stability of the device characteristics of this thin film transistor. This passivation layer is typically about 2,000Å thick and may be silicon dioxide, silicon nitride or other insulators such as polyimide.

5 Typically, the illustrated thin film transistor is only one of many such thin film transistors which are simultaneously fabricated on the same substrate.

10 While the semiconductor material in the just described embodiment is amorphous silicon, since that is the material presently in typical use for thin film transistors, it should be understood that this process is equally applicable to the use of other semiconductor materials or other forms of silicon. Further, while the gate dielectric layer has been described as being silicon nitride, it will be
15 understood that more than one sublayer may be present in the gate dielectric layer and various sublayers may have different compositions and a single layer dielectric may be SiO₂ or other dielectric materials.

20 Other semiconductor materials which are presently used in an amorphous condition are germanium and cadmium selenide. This process technique is applicable to those amorphous silicon semiconductor materials and any others as well as being applicable to polycrystalline or even
25 monocrystalline semiconductor materials where the underlying support structure supports the formation of such semiconductor layers.

30 It will be recognized that the distance by which the upper gate layer 16 is setback from the edge of the lower gate layer 16 is controlled by the rate at which the upper gate layer etches back and the length of time for which that etch back is allowed to proceed. By appropriate control of the etch rate and time this setback can be varied over a substantial range, from a fraction of a micron to several microns or more as may be considered desirable in a
35 particular device.

This provides the ability to controllably increase the degree of overlap between the gate electrode and the source and drain electrodes of self-aligned device produced in accordance with Application Serial No. (RD- 5 19,584), "Device Self-Alignment by Propagation of a Reference Structure's Topography". This technique is also applicable to the methods disclosed in related applications Serial Nos. Application Serial No. 07/510,767, entitled, "Method for Photolithographically Forming a Self-Aligned Mask Using Back 10 Side Exposure and a Non-Specular Reflecting Layer" and Application Serial No. 07/499,733, entitled, "Method for Fabricating a Self-Aligned Thin-Film Transistor Utilizing Planarization and Back-Side Photoresist Exposure", provided that the first gate metallization layer is made of a material 15 which is transparent or sufficiently transmissive of the actinic light employed to expose the photoresist that the photoresist can be exposed through the lower, thin, gate conductor and shadowed by the thick gate conductor in their self-aligned processes which expose the photoresist by 20 directing the exposing radiation through the substrate as a means of establishing the channel region gap between the source and drain electrodes in a self-aligned manner. Transmission of the exposing (UV) radiation through the first, thin gate conductor layer may be provided by use of a 25 conductor layer which is transparent to that light frequency or alternatively, by use of gate metallization material which is opaque to that light frequency, but whose thickness is kept below about 100Å whereby a substantial portion of the actinic radiation incident thereon passes therethrough.

30 In this alternative process, the gate metallization pattern is fabricated in the same manner as described above and the device fabrication carried out in the manner described above through the deposition of the layer of intrinsic amorphous silicon. Next, a layer of dielectric 35 material is deposited on that amorphous silicon layer. Then

a positive photoresist layer is disposed on that layer of dielectric material, exposed to actinic radiation through the substrate and the underlying layers of the device being fabricated and developed. This leaves a plug of photoresist in alignment with the thick, upper conductor of the gate metallization. This plug is then used as a mask for the removal of the dielectric layer where it is not protected by the photoresist. This leaves a plug of the dielectric material disposed on the intrinsic amorphous silicon in alignment with the thick, upper gate conductor material. Since this plug is set back from the edge of the gate electrode (the outer edge of the lower thin gate conductor) and will eventually space the source and drain electrodes apart, the overlap between the source and drain electrodes and the gate is substantially greater than it is in those basic processes for the same photoresist exposure and development conditions. Consequently, there will in general be no need to overexpose or overdevelop the photoresist in order to increase that overlap between the gate electrode and the source and drain electrodes.

Next, a layer of n^+ doped amorphous silicon is deposited over the dielectric plug and the exposed portions of the intrinsic amorphous silicon. The source/drain metallization is then deposited, a planarization layer such as photoresist is formed over the upper surface of the structure and that upper surface of the structure is uniformly etched in a non-selective manner until the source/drain metallization is exposed over the dielectric plug because of its greater height there. This exposed portion of the source/drain metallization may then be selectively etched to expose the n^+ doped amorphous silicon which is disposed on the dielectric plug. The now exposed portion of the n^+ amorphous silicon is then removed to expose the top of the dielectric plug to isolate the source and drain electrodes from each other in this region. The

source/drain metallization layer is then further patterned to remove at least those portions which connect the source and drain electrodes to each other outside this portion of the structure. Alternatively, that patterning of the

5 source/drain metallization may be done before deposition of the planarization layer. Any other steps necessary to the fabrication of the device are then carried out.

There are a number of other variations possible. The silicon could be left unpatterned. This results in

10 intrinsic amorphous silicon and n^+ amorphous silicon being left under the source/drain metallization in all places. For applications such as imagers this is acceptable. Just the intrinsic amorphous silicon could be patterned before the n^+ amorphous silicon deposition and then the source/drain

15 metallization deposited. This would result in n^+ under the source/drain metallization in all places. This could be acceptable even for displays where the contact to the transparent electrode would then be metal/ n^+ /transparent electrode.

20 While the invention has been described in detail herein in accord with certain preferred embodiments thereof, many modifications and changes therein may be effected by those skilled in the art. Accordingly, it is intended by the appended claims to cover all such modifications and changes

25 as fall within the true spirit and scope of the invention.

WHAT IS CLAIMED IS:

1. A method of fabricating a thin film transistor comprising the steps of:
 - depositing a first gate conductor layer on a major surface of a substrate;
 - 5 depositing a second gate conductor layer over said first gate conductor layer, said second gate conductor layer being susceptible to etching under conditions under which said first gate conductor layer is substantially immune to etching;
 - 10 providing a photoresist layer over said second gate conductor layer;
 - exposing and developing said photoresist in a pattern in accordance with the desired configuration of said first gate conductor layer;
 - 15 first etching said second gate conductor layer and said first gate conductor layers where they are not protected by the retained portion of said photoresist layer;
 - second etching back, with an etchant to which said first gate conductor layer is substantially immune, said
 - 20 second gate conductor layer to expose peripheral portions of said first gate conductor layer in a self-aligned manner;
 - removing any remaining photoresist; and
 - providing a gate dielectric, semiconductor material and source and drain electrodes.
2. The method recited in claim 1 wherein said first gate conductor layer is substantially transparent to at least one frequency in the infrared-to-ultraviolet portion of the electromagnetic spectrum.
3. The method recited in claim 1 wherein:
said semiconductor material is silicon.
4. The method recited in claim 1 wherein:
said semiconductor material is amorphous silicon.

5. A method of fabricating a gate electrode for a thin film transistor comprising the steps of:

depositing a first gate conductor layer on a major surface of a substrate;

5 depositing a second gate conductor layer over said first gate conductor layer, said second gate conductor layer being susceptible to etching under conditions under which said first gate conductor layer is substantially immune to etching;

10 providing a photoresist layer over said second gate conductor layer;

exposing and developing said photoresist in a pattern in accordance with the desired configuration of said first gate conductor layer;

15 first etching said second gate conductor layer and said first gate conductor layers where they are not protected by the retained portion of said photoresist layer;

second etching back, with an etchant to which said first gate conductor layer is substantially immune, said
20 second gate conductor layer to expose peripheral portions of said first gate conductor layer in a self-aligned manner.

6. A method of fabricating a thin film transistor comprising the steps of:

depositing a first gate conductor layer on a major surface of a substrate;

5 depositing a second gate conductor layer over said first gate conductor layer, said second conductor layer being susceptible to etching under conditions under which said first gate conductor layer is substantially immune to etching;

10 providing a photoresist layer over said second gate conductor layer;

exposing and developing said photoresist in a pattern in accordance with the desired configuration of said first gate conductor layer;

15 first etching said second gate conductor layer and said first gate conductor layers where they are not protected by the retained portion of said photoresist layer;

second etching back, with an etchant to which said first gate conductor layer is substantially immune, said
20 second gate conductor layer to expose peripheral portions of said first gate conductor layer in a self-aligned manner;

depositing a substantially conformal dielectric layer over said patterned gate conductor and exposed portions of said substrate upper surface;

25 depositing a substantially conformal layer of semiconductor material over said dielectric layer;

depositing a layer of source/drain metallization over said semiconductor material layer;

forming a planarization layer of a planarization
30 material over the source/drain metallization, said planarization layer having a substantially planar exposed surface;

uniformly removing said planarization material until said source/drain metallization is exposed in alignment
35 with raised portions of said gate conductor; and

selectively removing the exposed source/drain metallization to expose the semiconductor material layer.

7. The method recited in claim 6 wherein:

the step of depositing the layer of semiconductor material comprises:

5 first depositing a layer of substantially undoped semiconductor material; and

second depositing a layer of doped semiconductor material; and

said method further comprises, after the step of selectively removing the source/drain metallization, the step
10 of:

removing the doped semiconductor material portion of said semiconductor material layer.

8. The method recited in claim 7 wherein:
said semiconductor material is silicon.

9. The method recited in claim 8 wherein:
said semiconductor material is amorphous silicon.

10. The method recited in claim 6 wherein:
said semiconductor material is silicon.

11. The method recited in claim 10 wherein:
said semiconductor material is amorphous silicon.

12. The method recited in claim 6 further
comprising the step of:
providing a back channel passivation layer over the
structure.

13. The method recited in claim 6 wherein said
first gate conductor layer is substantially transparent to at
least one frequency in the infrared-to-ultraviolet portion of
the electromagnetic spectrum.

14. A method of fabricating a thin film transistor
comprising the steps of:

5 depositing a first gate conductor layer on a major
surface of a substrate, said first gate layer being
transmissive of at least one frequency of radiation capable
of exposing photoresist;

10 depositing a second gate conductor layer over said
first gate conductor layer, said second conductor layer being
opaque to said at least one frequency of radiation and being
susceptible to etching under conditions under which said
first gate conductor layer is substantially immune to
etching;

providing a photoresist layer over said second gate
conductor layer;

15 exposing and developing said photoresist in a
pattern in accordance with the desired configuration of said
first gate conductor layer;

first etching said second gate conductor layer and
said first gate conductor layers where they are not protected
20 by the retained portion of said photoresist layer;

second etching back, with an etchant to which said
first gate conductor layer is substantially immune, said
second gate conductor layer to expose peripheral portions of
said first gate conductor layer in a self-aligned manner;

25 depositing a first substantially conformal
dielectric layer over said patterned gate conductor and
exposed portions of said substrate upper surface;

depositing a substantially conformal layer of
semiconductor material on said dielectric layer;

30 depositing a second layer of dielectric material on
the semiconductor layer;

depositing a second layer of photoresist on the
second dielectric layer;

35 exposing a back-side substrate surface, opposite to
said major substrate surface, to UV light for a selected
duration, to cause exposure of at least a portion of the
second photoresist layer outside of a shadow of the opaque
portion of said gate electrode; and

40 removing at least the exposed second photoresist
portion by selective development, to form a mask for etching
the second dielectric layer;

etching said second dielectric layer to remove the
portions not protected by the retained portion of said second
photoresist;

45 depositing a layer of doped semiconductor material
on the exposed semiconductor portion and over the remaining
portion of second dielectric layer;

depositing a layer of source/drain metallization
over said doped semiconductor material layer;

50 forming a planarization layer of a planarization
material over the source/drain metallization, said

planarization layer having a substantially planar exposed surface;

55 uniformly removing said planarization material until said source/drain metallization is exposed in alignment with raised portions of said gate conductor;

60 selectively etching the exposed portion of the source/drain metallization and a portion of the doped semiconductor layer, to expose at least a top surface of the remaining portion of said second dielectric layer, and to form self-registered source and drain electrodes each of which overlaps the gate electrode.

15. A thin film transistor comprising:

a substrate;

5 a gate conductor disposed over said substrate, said gate conductor having first and second layers, said second gate conductor layer being disposed on said first gate conductor layer and being setback from the edges of said first gate conductor layer;

a gate dielectric layer disposed over said gate conductor;

10 semiconductor material disposed over said gate dielectric layer; and

source and drain contact metallization disposed in electrical contact with said semiconductor material.

16. The thin film transistor recited in claim 15 wherein:

said second gate conductor is self-aligned with respect to said first gate conductor.

17. The thin film transistor recited in claim 16 wherein:

said source/drain contact metallization is self-aligned with respect to said first gate conductor.

18. The thin film transistor recited in claim 17 wherein:

the self-alignment is achieved by planarization and etching.

FIG. 1




FIG. 2






FIG. 3




4 / 15

FIG. 4



5 / 15

FIG. 5



6 / 15

FIG. 6




FIG. 7






FIG. 8



9 / 15

FIG. 9



10 / 15

FIG. 10





FIG. 11



12 / 15

FIG. 12






FIG. 13




14 / 15

FIG. 14



15 / 15

FIG. 15



INTERNATIONAL SEARCH REPORT

International Application No. PCT/US91/07335

I. CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all) ⁵ According to International Patent Classification (IPC) or to both National Classification and IPC IPC(5): HO1L 27/01, 27/13, 27/12 US. CL.: 357/2,4,23.7 437/40,41,44,245																				
II. FIELDS SEARCHED <div style="text-align: right; font-size: small;">Minimum Documentation Searched ⁷</div> <table style="width: 100%; border-collapse: collapse;"> <tr> <th style="width: 20%; border-bottom: 1px solid black;">Classification System</th> <th style="border-bottom: 1px solid black;">Classification Symbols</th> </tr> <tr> <td style="border: 1px solid black; text-align: center; vertical-align: middle;">US</td> <td style="border: 1px solid black;"> 357/2,4,23.7 136/649,656,667 437/40,41,44,101,245,246,228 </td> </tr> </table> <div style="text-align: center; font-size: x-small;">Documentation Searched other than Minimum Documentation to the extent that such Documents are Included in the Fields Searched ⁸</div>			Classification System	Classification Symbols	US	357/2,4,23.7 136/649,656,667 437/40,41,44,101,245,246,228														
Classification System	Classification Symbols																			
US	357/2,4,23.7 136/649,656,667 437/40,41,44,101,245,246,228																			
III. DOCUMENTS CONSIDERED TO BE RELEVANT ⁹ <table style="width: 100%; border-collapse: collapse;"> <tr> <th style="width: 10%; border-bottom: 1px solid black;">Category ¹⁰</th> <th style="border-bottom: 1px solid black;">Citation of Document, ¹¹ with indication, where appropriate, of the relevant passages ¹²</th> <th style="width: 15%; border-bottom: 1px solid black;">Relevant to Claim No. ¹³</th> </tr> <tr> <td style="text-align: center; vertical-align: top;">Y</td> <td>"Silicon Processing For the VLSI Era", Volume 1, (WOLF ET AL.) published June 1987 by Lattice Press (Ca., USA), See page 558 and Fig. 176.</td> <td style="text-align: center; vertical-align: top;">1-13</td> </tr> <tr> <td style="text-align: center; vertical-align: top;">Y</td> <td>US, A, 4,651,185 (HOLMBERG ET AL.) 17 March 1987, Note figure 4 and column 4, lines 59+.</td> <td style="text-align: center; vertical-align: top;">1-4 and 6-13</td> </tr> <tr> <td style="text-align: center; vertical-align: top;">Y</td> <td>US, A, 4,862,234 (KODEN) 29 August 1989, Note entire document.</td> <td style="text-align: center; vertical-align: top;">6-13</td> </tr> <tr> <td style="text-align: center; vertical-align: top;">Y</td> <td>US, A, 4,767,723 (HINSBERG, III ET AL.) 30 August 1988, See figure 7.</td> <td style="text-align: center; vertical-align: top;">15,16</td> </tr> <tr> <td style="text-align: center; vertical-align: top;">Y</td> <td>US, A, 4,700,458 (SUZUKI ET AL.) 20 October 1987, See figure 4D.</td> <td style="text-align: center; vertical-align: top;">15-18</td> </tr> </table>			Category ¹⁰	Citation of Document, ¹¹ with indication, where appropriate, of the relevant passages ¹²	Relevant to Claim No. ¹³	Y	"Silicon Processing For the VLSI Era", Volume 1, (WOLF ET AL.) published June 1987 by Lattice Press (Ca., USA), See page 558 and Fig. 176.	1-13	Y	US, A, 4,651,185 (HOLMBERG ET AL.) 17 March 1987, Note figure 4 and column 4, lines 59+.	1-4 and 6-13	Y	US, A, 4,862,234 (KODEN) 29 August 1989, Note entire document.	6-13	Y	US, A, 4,767,723 (HINSBERG, III ET AL.) 30 August 1988, See figure 7.	15,16	Y	US, A, 4,700,458 (SUZUKI ET AL.) 20 October 1987, See figure 4D.	15-18
Category ¹⁰	Citation of Document, ¹¹ with indication, where appropriate, of the relevant passages ¹²	Relevant to Claim No. ¹³																		
Y	"Silicon Processing For the VLSI Era", Volume 1, (WOLF ET AL.) published June 1987 by Lattice Press (Ca., USA), See page 558 and Fig. 176.	1-13																		
Y	US, A, 4,651,185 (HOLMBERG ET AL.) 17 March 1987, Note figure 4 and column 4, lines 59+.	1-4 and 6-13																		
Y	US, A, 4,862,234 (KODEN) 29 August 1989, Note entire document.	6-13																		
Y	US, A, 4,767,723 (HINSBERG, III ET AL.) 30 August 1988, See figure 7.	15,16																		
Y	US, A, 4,700,458 (SUZUKI ET AL.) 20 October 1987, See figure 4D.	15-18																		
<div style="display: flex; justify-content: space-between;"> <div style="width: 45%; font-size: x-small;"> <p>* Special categories of cited documents: ¹⁰</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> </div> <div style="width: 45%; font-size: x-small;"> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step</p> <p>"Y" document of particular relevance: the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>"Z" document member of the same patent family</p> </div> </div>																				
IV. CERTIFICATION <table style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%; border-bottom: 1px solid black;">Date of the Actual Completion of the International Search</td> <td style="width: 50%; border-bottom: 1px solid black;">Date of Mailing of this International Search Report</td> </tr> <tr> <td style="text-align: center; border-bottom: 1px solid black;">06 JANUARY 1992</td> <td style="text-align: center; border-bottom: 1px solid black;">31 Jan 1992</td> </tr> <tr> <td style="border-bottom: 1px solid black;">International Searching Authority</td> <td style="border-bottom: 1px solid black;">Signature of Authorized Officer <i>[Signature]</i></td> </tr> <tr> <td style="text-align: center; border-bottom: 1px solid black;">ISA/US</td> <td style="text-align: center; border-bottom: 1px solid black;">For DON MONIN <i>[Signature]</i></td> </tr> </table>			Date of the Actual Completion of the International Search	Date of Mailing of this International Search Report	06 JANUARY 1992	31 Jan 1992	International Searching Authority	Signature of Authorized Officer <i>[Signature]</i>	ISA/US	For DON MONIN <i>[Signature]</i>										
Date of the Actual Completion of the International Search	Date of Mailing of this International Search Report																			
06 JANUARY 1992	31 Jan 1992																			
International Searching Authority	Signature of Authorized Officer <i>[Signature]</i>																			
ISA/US	For DON MONIN <i>[Signature]</i>																			

FURTHER INFORMATION CONTINUED FROM THE SECOND SHEET

V. ☐ OBSERVATIONS WHERE CERTAIN CLAIMS WERE FOUND UNSEARCHABLE ¹

This international search report has not been established in respect of certain claims under Article 17(2) (a) for the following reasons:

1. ☐ Claim numbers _____, because they relate to subject matter ¹² not required to be searched by this Authority, namely:

2. ☐ Claim numbers _____, because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out ¹³, specifically:

3. ☐ Claim numbers _____, because they are dependent claims not drafted in accordance with the second and third sentences of PCT Rule 6.4(a).

VI. ☐ OBSERVATIONS WHERE UNITY OF INVENTION IS LACKING ²

This International Searching Authority found multiple inventions in this international application as follows:

1. ☐ As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims of the international application.
2. ☐ As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims of the international application for which fees were paid, specifically claims:

3. ☐ No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claim numbers:

4. ☐ As all searchable claims could be searched without effort justifying an additional fee, the International Searching Authority did not invite payment of any additional fee.

Remark on Protest

- ☐ The additional search fees were accompanied by applicant's protest.
- ☐ No protest accompanied the payment of additional search fees.